Wafer-level heterogeneous integration of MEMS actuators
نویسنده
چکیده
iii
منابع مشابه
First High Volume Via Process for Packaging and Integration of MEMS / CMOS
Silex Microsystems, a pure play MEMS foundry, offers a high density through silicon via technology that enables MEMS designs with significantly reduced form factor. The Through Silicon Via (TSV) process developed by Silex offers sub 50 μm pitch for through wafer connections in up to 600 μm thick substrates. Silex via process enables “all silicon” MEMS designs and true "Wafer Level Packaging" fe...
متن کاملHeterogeneous material integration for MEMS
This thesis describes heterogeneous integration methods for the fabrication of microelectromechanical systems (MEMS). Most MEMS devices reuse the fabrication techniques that are found in the microelectronics integrated circuit industry. This limits the selection of materials and processes that are feasible for the realization of MEMS devices. Heterogeneous integration methods, on the other hand...
متن کاملCMOS MEMS Fabrication Technologies and Devices
This paper reviews CMOS (complementary metal-oxide-semiconductor) MEMS (micro-electro-mechanical systems) fabrication technologies and enabled micro devices of various sensors and actuators. The technologies are classified based on the sequence of the fabrication of CMOS circuitry and MEMS elements, while SOI (silicon-on-insulator) CMOS MEMS are introduced separately. Introduction of associated...
متن کاملWafer bonding — A powerful tool for MEMS
Wafer bonding techniques play a key role in the present day silicon bulk micromachining for MEMS based sensors and actuators. Various silicon wafer bonding techniques and their role on MEMS devices such as pressure sensors, accelerometers and micropump have been discussed. The results on the piezoresistive pressure sensors monolithically integrated with a MOSFET differential amplifier circuit h...
متن کاملDesign Rules for Wafer Level Packaging of MEMS, CMOS-MEMS Integration, and Smart Systems using Anodic Bonding and Lateral Feedthroughs
The advantages of wafer level packaging (WLP) are widely recognized across a range of applications MEMS, IC’s Smart systems, CMOS-MEMS integration, System on Chip (SoC), Package in Package (PiP), Package on Package (PoP ) etc. Key benefits include true chip-size package, reduced cost of interconnects (by creating at wafer-level rather than back-end chip-scale packaging), and minimising test and...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2010